|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc12770 { 72 /* adds */, AArch64::ADDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
12775 { 72 /* adds */, AArch64::ADDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter641_3, AMFBS_None, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter64 }, },
13207 { 661 /* cmn */, AArch64::ADDSXrs, Convert__regXZR__Reg1_0__Reg1_1__imm_95_0, AMFBS_None, { MCK_GPR64, MCK_GPR64 }, },
13212 { 661 /* cmn */, AArch64::ADDSXrs, Convert__regXZR__Reg1_0__Reg1_1__ArithmeticShifter641_2, AMFBS_None, { MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter64 }, },
20128 { 72 /* adds */, AArch64::ADDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__imm_95_0, AMFBS_None, { MCK_GPR64, MCK_GPR64, MCK_GPR64 }, },
20133 { 72 /* adds */, AArch64::ADDSXrs, Convert__Reg1_0__Reg1_1__Reg1_2__ArithmeticShifter641_3, AMFBS_None, { MCK_GPR64, MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter64 }, },
20565 { 661 /* cmn */, AArch64::ADDSXrs, Convert__regXZR__Reg1_0__Reg1_1__imm_95_0, AMFBS_None, { MCK_GPR64, MCK_GPR64 }, },
20570 { 661 /* cmn */, AArch64::ADDSXrs, Convert__regXZR__Reg1_0__Reg1_1__ArithmeticShifter641_2, AMFBS_None, { MCK_GPR64, MCK_GPR64, MCK_ArithmeticShifter64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc14899 case AArch64::ADDSXrs:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc15615 case AArch64::ADDSXrs:
gen/lib/Target/AArch64/AArch64GenDAGISel.inc93488 /*212710*/ OPC_MorphNodeTo2, TARGET_VAL(AArch64::ADDSXrs), 0,
93500 /*212738*/ OPC_MorphNodeTo2, TARGET_VAL(AArch64::ADDSXrs), 0,
gen/lib/Target/AArch64/AArch64GenInstrInfo.inc18034 case AArch64::ADDSXrs:
18373 case AArch64::ADDSXrs:
29772 case AArch64::ADDSXrs:
30111 case AArch64::ADDSXrs:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc15455 case AArch64::ADDSXrs:
lib/Target/AArch64/AArch64CondBrTuning.cpp 231 case AArch64::ADDSXrs:
lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp 446 case AArch64::ADDSXrr: Opcode = AArch64::ADDSXrs; break;
lib/Target/AArch64/AArch64FastISel.cpp 1418 { AArch64::ADDSWrs, AArch64::ADDSXrs } }
lib/Target/AArch64/AArch64InstrInfo.cpp 771 case AArch64::ADDSXrs: {
1008 case AArch64::ADDSXrs:
1110 case AArch64::ADDSXrs:
1111 return MIDefinesZeroReg ? AArch64::ADDSXrs : AArch64::ADDXrs;
1891 return AArch64::ADDSXrs;
lib/Target/AArch64/AArch64MacroFusion.cpp 49 case AArch64::ADDSXrs:
331 case AArch64::ADDSXrs:
346 case AArch64::ADDSXrs:
lib/Target/AArch64/AArch64RedundantCopyElimination.cpp 230 case AArch64::ADDSXrs:
lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp 971 case AArch64::ADDSXrs: