|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc12811 { 120 /* and */, AArch64::ANDWri, Convert__Reg1_0__Reg1_1__LogicalImm321_2, AMFBS_None, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32 }, },
12915 { 288 /* bic */, AArch64::ANDWri, Convert__Reg1_0__Reg1_1__LogicalImm32Not1_2, AMFBS_UseNegativeImmediates, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32Not }, },
20169 { 120 /* and */, AArch64::ANDWri, Convert__Reg1_0__Reg1_1__LogicalImm321_2, AMFBS_None, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32 }, },
20273 { 288 /* bic */, AArch64::ANDWri, Convert__Reg1_0__Reg1_1__LogicalImm32Not1_2, AMFBS_UseNegativeImmediates, { MCK_GPR32sp, MCK_GPR32, MCK_LogicalImm32Not }, },
gen/lib/Target/AArch64/AArch64GenDAGISel.inc85611 /*198118*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::ANDWri), 0,
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc 5664 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::ANDWri,
gen/lib/Target/AArch64/AArch64GenInstrInfo.inc18074 case AArch64::ANDWri:
29812 case AArch64::ANDWri:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc 9477 case AArch64::ANDWri:
lib/Target/AArch64/AArch64CondBrTuning.cpp 158 case AArch64::ANDWri:
lib/Target/AArch64/AArch64FastISel.cpp 1697 { AArch64::ANDWri, AArch64::ANDXri },
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 2041 case AArch64::ANDWri:
lib/Target/AArch64/AArch64ISelLowering.cpp 1034 NewOpc = Size == 32 ? AArch64::ANDWri : AArch64::ANDXri;
lib/Target/AArch64/AArch64InstrInfo.cpp 729 case AArch64::ANDWri:
1265 case AArch64::ANDWri:
1588 case AArch64::ANDWri: // and Rd, Rzr, #imm
1855 case AArch64::ANDWri:
4806 case AArch64::ANDWri:
4815 bool Is32Bit = (DefMI->getOpcode() == AArch64::ANDWri);
lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp 1019 TII->get(IsStoreXReg ? AArch64::ANDXri : AArch64::ANDWri),
lib/Target/AArch64/AArch64MacroFusion.cpp 81 case AArch64::ANDWri: