|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc14782 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_2__TypedVectorList4_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
14783 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_2__TypedVectorList4_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
14880 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
14881 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22140 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_2__TypedVectorList4_4321_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
22141 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_2__TypedVectorList4_4321_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList4_432, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22238 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_64 }, },
22239 { 1854 /* ld1 */, AArch64::LD1Fourv4s_POST, Convert__Reg1_3__VecListFour1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_4s, MCK_VecListFour128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc17429 case AArch64::LD1Fourv4s_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc18145 case AArch64::LD1Fourv4s_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12707 case AArch64::LD1Fourv4s_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 442 case AArch64::LD1Fourv4s_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3752 SelectPostLoad(Node, 4, AArch64::LD1Fourv4s_POST, AArch64::qsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 432 { AArch64::LD1Fourv4s_POST, "ld1", ".4s", 1, false, 64 },