|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15050 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_2__TypedVectorList1_1681_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
15051 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_2__TypedVectorList1_1681_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList1_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15066 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
15067 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22408 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_2__TypedVectorList1_1681_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
22409 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_2__TypedVectorList1_1681_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList1_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22424 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_1 }, },
22425 { 1873 /* ld1r */, AArch64::LD1Rv16b_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc17940 case AArch64::LD1Rv16b_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc18656 case AArch64::LD1Rv16b_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12718 case AArch64::LD1Rv16b_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 414 case AArch64::LD1Rv16b_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3768 SelectPostLoad(Node, 1, AArch64::LD1Rv16b_POST, AArch64::qsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 366 { AArch64::LD1Rv16b_POST, "ld1r", ".16b", 1, false, 1 },