|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15064 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_2__TypedVectorList1_8161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
15065 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_2__TypedVectorList1_8161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList1_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15080 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
15081 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22422 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_2__TypedVectorList1_8161_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
22423 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_2__TypedVectorList1_8161_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList1_816, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22438 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
22439 { 1873 /* ld1r */, AArch64::LD1Rv8h_POST, Convert__Reg1_3__VecListOne1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_8h, MCK_VecListOne128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc18031 case AArch64::LD1Rv8h_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc18747 case AArch64::LD1Rv8h_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12725 case AArch64::LD1Rv8h_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 413 case AArch64::LD1Rv8h_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3774 SelectPostLoad(Node, 1, AArch64::LD1Rv8h_POST, AArch64::qsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 367 { AArch64::LD1Rv8h_POST, "ld1r", ".8h", 1, false, 2 },