|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc14912 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_3__TypedVectorList1_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
14913 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_3__TypedVectorList1_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList1_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
14920 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_4__VecListOne1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListOne128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
14921 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_4__VecListOne1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListOne128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22270 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_3__TypedVectorList1_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList1_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
22271 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_3__TypedVectorList1_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList1_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22278 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_4__VecListOne1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListOne128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_2 }, },
22279 { 1854 /* ld1 */, AArch64::LD1i16_POST, Convert__Reg1_4__VecListOne1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListOne128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc18380 case AArch64::LD1i16_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc19096 case AArch64::LD1i16_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc13054 case AArch64::LD1i16_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 380 case AArch64::LD1i16_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3881 SelectPostLoadLane(Node, 1, AArch64::LD1i16_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 355 { AArch64::LD1i16_POST, "ld1", ".h", 2, true, 2 },