|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15362 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
15363 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15370 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_4__VecListTwo1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListTwo128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
15371 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_4__VecListTwo1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListTwo128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22720 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
22721 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_3__TypedVectorList2_0161_0__Tie1_1_1__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList2_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22728 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_4__VecListTwo1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListTwo128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_4 }, },
22729 { 1974 /* ld2 */, AArch64::LD2i16_POST, Convert__Reg1_4__VecListTwo1281_1__Tie1_2_2__IndexRange0_71_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListTwo128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc18691 case AArch64::LD2i16_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc19407 case AArch64::LD2i16_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc13055 case AArch64::LD2i16_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 383 case AArch64::LD2i16_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3900 SelectPostLoadLane(Node, 2, AArch64::LD2i16_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 443 { AArch64::LD2i16_POST, "ld2", ".h", 2, true, 4 },