|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15525 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_2__TypedVectorList3_1681_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
15526 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_2__TypedVectorList3_1681_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
15541 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
15542 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22883 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_2__TypedVectorList3_1681_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
22884 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_2__TypedVectorList3_1681_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_168, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
22899 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_3 }, },
22900 { 2022 /* ld3r */, AArch64::LD3Rv16b_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_16b, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc18791 case AArch64::LD3Rv16b_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc19507 case AArch64::LD3Rv16b_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12757 case AArch64::LD3Rv16b_POST:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 474 case AArch64::LD3Rv16b_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 3824 SelectPostLoad(Node, 3, AArch64::LD3Rv16b_POST, AArch64::qsub0);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 492 { AArch64::LD3Rv16b_POST, "ld3r", ".16b", 1, false, 3 },