|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc15766 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorHReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__regXZR, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15773 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorList1161_0__SVEPredicate3bAnyReg1_1__Reg1_5__regXZR, AMFBS_HasSVE, { MCK_SVEVectorList116, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
15778 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorHReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__GPR64shifted81_6, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_GPR64shifted8, MCK__93_ }, },
15790 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorList1161_0__SVEPredicate3bAnyReg1_1__Reg1_5__GPR64shifted81_6, AMFBS_HasSVE, { MCK_SVEVectorList116, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_GPR64shifted8, MCK__93_ }, },
23124 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorHReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__regXZR, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
23131 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorList1161_0__SVEPredicate3bAnyReg1_1__Reg1_5__regXZR, AMFBS_HasSVE, { MCK_SVEVectorList116, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
23136 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorHReg1_0__SVEPredicate3bAnyReg1_1__Reg1_5__GPR64shifted81_6, AMFBS_HasSVE, { MCK_SVEVectorHReg, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_GPR64shifted8, MCK__93_ }, },
23148 { 2450 /* ldff1b */, AArch64::LDFF1B_H_REAL, Convert__SVEVectorList1161_0__SVEPredicate3bAnyReg1_1__Reg1_5__GPR64shifted81_6, AMFBS_HasSVE, { MCK_SVEVectorList116, MCK_SVEPredicate3bAnyReg, MCK__47_, MCK_z, MCK__91_, MCK_GPR64sp, MCK_GPR64shifted8, MCK__93_ }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc19818 case AArch64::LDFF1B_H_REAL:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc20534 case AArch64::LDFF1B_H_REAL:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc15243 case AArch64::LDFF1B_H_REAL: