|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc16172 { 2650 /* ldr */, AArch64::LDRQui, Convert__FPRAsmOperandFPR1281_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_FPRAsmOperandFPR128, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
16200 { 2650 /* ldr */, AArch64::LDRQui, Convert__FPRAsmOperandFPR1281_0__Reg1_2__UImm12Offset161_3, AMFBS_None, { MCK_FPRAsmOperandFPR128, MCK__91_, MCK_GPR64sp, MCK_UImm12Offset16, MCK__93_ }, },
23530 { 2650 /* ldr */, AArch64::LDRQui, Convert__FPRAsmOperandFPR1281_0__Reg1_2__imm_95_0, AMFBS_None, { MCK_FPRAsmOperandFPR128, MCK__91_, MCK_GPR64sp, MCK__93_ }, },
23558 { 2650 /* ldr */, AArch64::LDRQui, Convert__FPRAsmOperandFPR1281_0__Reg1_2__UImm12Offset161_3, AMFBS_None, { MCK_FPRAsmOperandFPR128, MCK__91_, MCK_GPR64sp, MCK_UImm12Offset16, MCK__93_ }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc20917 case AArch64::LDRQui:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc21633 case AArch64::LDRQui:
gen/lib/Target/AArch64/AArch64GenDAGISel.inc84571 /*195937*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
84585 /*195963*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
84767 /*196313*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
84807 /*196389*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
84847 /*196465*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
84887 /*196541*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
85018 /*196799*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
85049 /*196861*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
85080 /*196923*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::LDRQui), 0|OPFL_Chain|OPFL_MemRefs,
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc14406 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14432 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14588 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14602 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14794 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14808 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14957 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
14971 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
15045 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::LDRQui,
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc11814 case AArch64::LDRQui:
lib/Target/AArch64/AArch64CollectLOH.cpp 237 case AArch64::LDRQui:
252 case AArch64::LDRQui:
lib/Target/AArch64/AArch64FalkorHWPFFix.cpp 515 case AArch64::LDRQui:
lib/Target/AArch64/AArch64FrameLowering.cpp 682 case AArch64::LDRQui:
758 case AArch64::LDRQui:
2115 LdrOpc = RPI.isPaired() ? AArch64::LDPQi : AArch64::LDRQui;
lib/Target/AArch64/AArch64InstrInfo.cpp 1662 case AArch64::LDRQui:
1752 case AArch64::LDRQui: return AArch64::LDURQi;
1817 case AArch64::LDRQui:
1971 case AArch64::LDRQui:
2117 case AArch64::LDRQui:
2986 Opc = AArch64::LDRQui;
lib/Target/AArch64/AArch64InstructionSelector.cpp 3089 .buildInstr(AArch64::LDRQui, {&AArch64::FPR128RegClass}, {Adrp})
lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp 266 case AArch64::LDRQui:
304 case AArch64::LDRQui:
366 case AArch64::LDRQui:
437 case AArch64::LDRQui:
513 case AArch64::LDRQui:
675 case AArch64::LDRQui:
lib/Target/AArch64/AArch64MacroFusion.cpp 205 case AArch64::LDRQui:
lib/Target/AArch64/AArch64StackTaggingPreRA.cpp 108 case AArch64::LDRQui:
lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp 1062 case AArch64::LDRQui: