|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenInstrInfo.inc 9016 { 2169, 2, 1, 4, 142, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2169 = LD1Twov1d
9020 { 2173, 2, 1, 4, 142, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2173 = LD1Twov2s
9022 { 2175, 2, 1, 4, 142, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2175 = LD1Twov4h
9026 { 2179, 2, 1, 4, 142, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2179 = LD1Twov8b
9050 { 2203, 2, 1, 4, 154, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2203 = LD2Rv1d
9054 { 2207, 2, 1, 4, 152, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2207 = LD2Rv2s
9056 { 2209, 2, 1, 4, 152, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2209 = LD2Rv4h
9060 { 2213, 2, 1, 4, 152, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2213 = LD2Rv8b
9068 { 2221, 2, 1, 4, 58, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2221 = LD2Twov2s
9070 { 2223, 2, 1, 4, 58, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2223 = LD2Twov4h
9074 { 2227, 2, 1, 4, 58, 0|(1ULL<<MCID::MayLoad), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #2227 = LD2Twov8b
10997 { 4150, 2, 0, 4, 186, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4150 = ST1Twov1d
11001 { 4154, 2, 0, 4, 186, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4154 = ST1Twov2s
11003 { 4156, 2, 0, 4, 186, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4156 = ST1Twov4h
11007 { 4160, 2, 0, 4, 186, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4160 = ST1Twov8b
11036 { 4189, 2, 0, 4, 91, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4189 = ST2Twov2s
11038 { 4191, 2, 0, 4, 91, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4191 = ST2Twov4h
11042 { 4195, 2, 0, 4, 91, 0|(1ULL<<MCID::MayStore), 0x1ULL, nullptr, nullptr, OperandInfo272, -1 ,nullptr }, // Inst #4195 = ST2Twov8b