|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenInstrInfo.inc 9196 { 2349, 2, 1, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2349 = LDAPRB
9197 { 2350, 2, 1, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2350 = LDAPRH
9198 { 2351, 2, 1, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2351 = LDAPRW
9209 { 2362, 2, 1, 4, 748, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2362 = LDARB
9210 { 2363, 2, 1, 4, 748, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2363 = LDARH
9211 { 2364, 2, 1, 4, 748, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2364 = LDARW
9215 { 2368, 2, 1, 4, 748, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2368 = LDAXRB
9216 { 2369, 2, 1, 4, 748, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2369 = LDAXRH
9217 { 2370, 2, 1, 4, 748, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2370 = LDAXRW
9269 { 2422, 2, 1, 4, 943, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2422 = LDLARB
9270 { 2423, 2, 1, 4, 943, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2423 = LDLARH
9271 { 2424, 2, 1, 4, 943, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2424 = LDLARW
9519 { 2672, 2, 1, 4, 679, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2672 = LDXRB
9520 { 2673, 2, 1, 4, 679, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2673 = LDXRH
9521 { 2674, 2, 1, 4, 679, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #2674 = LDXRW
11124 { 4277, 2, 0, 4, 967, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #4277 = STLLRB
11125 { 4278, 2, 0, 4, 967, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #4278 = STLLRH
11126 { 4279, 2, 0, 4, 967, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #4279 = STLLRW
11128 { 4281, 2, 0, 4, 687, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #4281 = STLRB
11129 { 4282, 2, 0, 4, 687, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #4282 = STLRH
11130 { 4283, 2, 0, 4, 687, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo290, -1 ,nullptr }, // Inst #4283 = STLRW