|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc17156 { 4116 /* sdiv */, AArch64::SDIVWr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
24514 { 4116 /* sdiv */, AArch64::SDIVWr, Convert__Reg1_0__Reg1_1__Reg1_2, AMFBS_None, { MCK_GPR32, MCK_GPR32, MCK_GPR32 }, },
gen/lib/Target/AArch64/AArch64GenDAGISel.inc75688 /*178967*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::SDIVWr), 0,
99032 /*223150*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::SDIVWr), 0,
gen/lib/Target/AArch64/AArch64GenFastISel.inc 7138 return fastEmitInst_rr(AArch64::SDIVWr, &AArch64::GPR32RegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc 5493 GIR_MutateOpcode, /*InsnID*/0, /*RecycleInsnID*/0, /*Opcode*/AArch64::SDIVWr,
34273 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::SDIVWr,
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc 8690 case AArch64::SDIVWr:
lib/Target/AArch64/AArch64FastISel.cpp 4647 DivOpc = Is64bit ? AArch64::SDIVXr : AArch64::SDIVWr;