reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc
18147   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_2__TypedVectorList3_2641_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_264, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_48 }, },
18148   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_2__TypedVectorList3_2641_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_264, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18195   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_48 }, },
18196   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25505   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_2__TypedVectorList3_2641_0__Tie0_3_3__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList3_264, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_48 }, },
25506   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_2__TypedVectorList3_2641_0__Tie0_3_3__Reg1_4, AMFBS_HasNEON, { MCK_TypedVectorList3_264, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25553   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_48 }, },
25554   { 5234 /* st1 */, AArch64::ST1Threev2d_POST, Convert__Reg1_3__VecListThree1281_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK__DOT_2d, MCK_VecListThree128, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc
23914   case AArch64::ST1Threev2d_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc
24630   case AArch64::ST1Threev2d_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc
12805     case AArch64::ST1Threev2d_POST:
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
 4091       SelectPostStore(Node, 3, AArch64::ST1Threev2d_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp
  603   { AArch64::ST1Threev2d_POST,  "st1",  ".2d",    1, false, 48 },