|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc18623 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_3__TypedVectorList4_0161_0__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
18624 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_3__TypedVectorList4_0161_0__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
18631 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_71_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListFour128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
18632 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_71_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListFour128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25981 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_3__TypedVectorList4_0161_0__IndexRange0_71_1__Tie0_4_4__regXZR, AMFBS_HasNEON, { MCK_TypedVectorList4_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
25982 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_3__TypedVectorList4_0161_0__IndexRange0_71_1__Tie0_4_4__Reg1_5, AMFBS_HasNEON, { MCK_TypedVectorList4_016, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
25989 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_71_2__Tie0_5_5__regXZR, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListFour128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK__HASH_8 }, },
25990 { 5311 /* st4 */, AArch64::ST4i16_POST, Convert__Reg1_4__VecListFour1281_1__IndexRange0_71_2__Tie0_5_5__Reg1_6, AMFBS_HasNEON, { MCK__DOT_h, MCK_VecListFour128, MCK_IndexRange0_7, MCK__91_, MCK_GPR64sp, MCK__93_, MCK_GPR64 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc24763 case AArch64::ST4i16_POST:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc25479 case AArch64::ST4i16_POST:
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc12921 case AArch64::ST4i16_POST: {
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp 4172 SelectPostStoreLane(Node, 4, AArch64::ST4i16_POST);
lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp 673 { AArch64::ST4i16_POST, "st4", ".h", 1, true, 8 },