|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenAsmMatcher.inc16565 { 3356 /* mov */, AArch64::UMOVvi64, Convert__Reg1_0__VectorReg1281_1__IndexRange0_11_3, AMFBS_HasNEON, { MCK_GPR64, MCK_VectorReg128, MCK__DOT_d, MCK_IndexRange0_1 }, },
19450 { 6472 /* umov */, AArch64::UMOVvi64, Convert__Reg1_0__VectorReg1281_1__IndexRange0_11_3, AMFBS_HasNEON, { MCK_GPR64, MCK_VectorReg128, MCK__DOT_d, MCK_IndexRange0_1 }, },
23931 { 3356 /* mov */, AArch64::UMOVvi64, Convert__Reg1_1__VectorReg1281_2__IndexRange0_11_3, AMFBS_HasNEON, { MCK__DOT_d, MCK_GPR64, MCK_VectorReg128, MCK_IndexRange0_1 }, },
26806 { 6472 /* umov */, AArch64::UMOVvi64, Convert__Reg1_1__VectorReg1281_2__IndexRange0_11_3, AMFBS_HasNEON, { MCK__DOT_d, MCK_GPR64, MCK_VectorReg128, MCK_IndexRange0_1 }, },
gen/lib/Target/AArch64/AArch64GenAsmWriter.inc26194 case AArch64::UMOVvi64:
gen/lib/Target/AArch64/AArch64GenAsmWriter1.inc26910 case AArch64::UMOVvi64:
gen/lib/Target/AArch64/AArch64GenDAGISel.inc 2804 /* 5597*/ OPC_MorphNodeTo1, TARGET_VAL(AArch64::UMOVvi64), 0,
gen/lib/Target/AArch64/AArch64GenFastISel.inc 7782 return fastEmitInst_ri(AArch64::UMOVvi64, &AArch64::GPR64RegClass, Op0, Op0IsKill, imm1);
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc43241 GIR_BuildMI, /*InsnID*/0, /*Opcode*/AArch64::UMOVvi64,
gen/lib/Target/AArch64/AArch64GenMCCodeEmitter.inc 9373 case AArch64::UMOVvi64: {
lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp 137 if (MI->getOpcode() == AArch64::UMOVvi64 && MI->getOperand(2).getImm() == 0) {