|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARC/ARCGenInstrInfo.inc 953 { 310, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #310 = LDB_AB_rs9
954 { 311, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #311 = LDB_AW_rs9
955 { 312, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #312 = LDB_DI_AB_rs9
956 { 313, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #313 = LDB_DI_AW_rs9
962 { 319, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #319 = LDB_X_AB_rs9
963 { 320, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #320 = LDB_X_AW_rs9
964 { 321, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #321 = LDB_X_DI_AB_rs9
965 { 322, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #322 = LDB_X_DI_AW_rs9
975 { 332, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #332 = LDH_AB_rs9
976 { 333, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #333 = LDH_AW_rs9
977 { 334, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #334 = LDH_DI_AB_rs9
978 { 335, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #335 = LDH_DI_AW_rs9
985 { 342, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #342 = LDH_X_AB_rs9
986 { 343, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #343 = LDH_X_AW_rs9
987 { 344, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #344 = LDH_X_DI_AB_rs9
988 { 345, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #345 = LDH_X_DI_AW_rs9
999 { 356, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #356 = LD_AB_rs9
1000 { 357, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #357 = LD_AW_rs9
1001 { 358, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x2ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #358 = LD_DI_AB_rs9
1002 { 359, 4, 2, 4, 0, 0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x1ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr }, // Inst #359 = LD_DI_AW_rs9