|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc10235 { 14 /* add */, ARM::ADDri, Convert__Reg1_2__Reg1_2__ModImm1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImm }, },
10256 { 14 /* add */, ARM::ADDri, Convert__Reg1_2__Reg1_3__ModImm1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImm }, },
11357 { 1600 /* sub */, ARM::ADDri, Convert__Reg1_2__Reg1_2__ModImmNeg1_3__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_ModImmNeg }, },
11373 { 1600 /* sub */, ARM::ADDri, Convert__Reg1_2__Reg1_3__ModImmNeg1_4__CondCode2_1__CCOut1_0, AMFBS_IsARM_UseNegativeImmediates, { MCK_CCOut, MCK_CondCode, MCK_GPR, MCK_GPR, MCK_ModImmNeg }, },
gen/lib/Target/ARM/ARMGenDAGISel.inc 5170 /* 10466*/ OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
gen/lib/Target/ARM/ARMGenFastISel.inc 6274 return fastEmitInst_ri(ARM::ADDri, &ARM::GPRRegClass, Op0, Op0IsKill, imm1);
gen/lib/Target/ARM/ARMGenGlobalISel.inc 1240 GIR_BuildMI, /*InsnID*/0, /*Opcode*/ARM::ADDri,
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc14314 case ARM::ADDri:
lib/Target/ARM/ARMAsmPrinter.cpp 1171 case ARM::ADDri:
1917 EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::ADDri)
1944 EmitToStreamer(*OutStreamer, MCInstBuilder(ARM::ADDri)
lib/Target/ARM/ARMBaseInstrInfo.cpp 191 get(isSub ? ARM::SUBri : ARM::ADDri), WBReg)
222 get(isSub ? ARM::SUBri : ARM::ADDri), WBReg)
2312 {ARM::ADDSri, ARM::ADDri},
2387 unsigned Opc = isSub ? ARM::SUBri : ARM::ADDri;
2532 if (Opcode == ARM::ADDri) {
2808 OI->getOpcode() == ARM::ADDri || OI->getOpcode() == ARM::t2ADDri) &&
2860 case ARM::ADDri:
3260 NewUseOpc = UseOpc == ARM::ADDrr ? ARM::ADDri : ARM::SUBri;
3263 NewUseOpc = UseOpc == ARM::ADDrr ? ARM::SUBri : ARM::ADDri;
lib/Target/ARM/ARMBaseRegisterInfo.cpp 634 unsigned ADDriOpc = !AFI->isThumbFunction() ? ARM::ADDri :
lib/Target/ARM/ARMFastISel.cpp 674 unsigned Opc = isThumb2 ? ARM::t2ADDri : ARM::ADDri;
852 unsigned Opc = isThumb2 ? ARM::t2ADDri : ARM::ADDri;
lib/Target/ARM/ARMFrameLowering.cpp 1361 unsigned Opc = isThumb ? ARM::t2ADDri : ARM::ADDri;
1523 if (MI.getOpcode() == ARM::ADDri) {
lib/Target/ARM/ARMISelDAGToDAG.cpp 3046 ARM::t2ADDri : ARM::ADDri);
lib/Target/ARM/ARMInstructionSelector.cpp 319 STORE_OPCODE(ADDri, ADDri);
lib/Target/ARM/ARMLoadStoreOptimizer.cpp 703 isThumb1 ? ARM::tADDi8 : ARM::ADDri;
1191 case ARM::ADDri: Scale = 1; CheckCPSRDef = true; break;
lib/Target/ARM/ARMMCInstLower.cpp 139 case ARM::ADDri:
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 8285 case ARM::ADDri: {