|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenInstrInfo.inc 6088 { 255, 5, 1, 4, 347, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #255 = PICLDR
6089 { 256, 5, 1, 4, 900, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #256 = PICLDRB
6090 { 257, 5, 1, 4, 900, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #257 = PICLDRH
6091 { 258, 5, 1, 4, 901, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #258 = PICLDRSB
6092 { 259, 5, 1, 4, 901, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #259 = PICLDRSH
6093 { 260, 5, 0, 4, 422, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #260 = PICSTR
6094 { 261, 5, 0, 4, 931, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #261 = PICSTRB
6095 { 262, 5, 0, 4, 931, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #262 = PICSTRH
6575 { 742, 5, 1, 4, 397, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Rematerializable), 0x310ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #742 = LDRcp
6576 { 743, 5, 1, 4, 385, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Rematerializable), 0x310ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #743 = LDRi12
7648 { 1815, 5, 0, 4, 422, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0x390ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #1815 = STRi12
9703 { 3870, 5, 1, 4, 389, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Rematerializable), 0xc8bULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #3870 = t2LDRi12
9704 { 3871, 5, 1, 4, 389, 0|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Predicable)|(1ULL<<MCID::Rematerializable), 0xc8cULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #3871 = t2LDRi8
9896 { 4063, 5, 0, 4, 427, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc8bULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #4063 = t2STRi12
9897 { 4064, 5, 0, 4, 427, 0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Predicable), 0xc8cULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr }, // Inst #4064 = t2STRi8