|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/ARM/ARMGenAsmMatcher.inc12824 { 2375 /* vld4 */, ARM::VLD4q16_UPD, Convert__Reg1_3__Reg1_4__Reg1_5__Reg1_6__imm_95_0__AlignedMemory2_8__Imm1_9__CondCode2_0, AMFBS_HasNEON, { MCK_CondCode, MCK__DOT_16, MCK__123_, MCK_DPR, MCK_DPR, MCK_DPR, MCK_DPR, MCK__125_, MCK_AlignedMemory, MCK_Imm }, },
gen/lib/Target/ARM/ARMGenAsmWriter.inc11694 case ARM::VLD4q16_UPD:
gen/lib/Target/ARM/ARMGenMCCodeEmitter.inc 8947 case ARM::VLD4q16_UPD:
lib/Target/ARM/ARMBaseInstrInfo.cpp 4192 case ARM::VLD4q16_UPD:
lib/Target/ARM/ARMExpandPseudoInsts.cpp 289 { ARM::VLD4q16Pseudo_UPD, ARM::VLD4q16_UPD, true, true, true, EvenDblSpc, 4, 4 ,true},
291 { ARM::VLD4q16oddPseudo_UPD, ARM::VLD4q16_UPD, true, true, true, OddDblSpc, 4, 4 ,true},
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 8172 case ARM::VLD4qWB_fixed_Asm_16: Spacing = 2; return ARM::VLD4q16_UPD;
8178 case ARM::VLD4qWB_register_Asm_16: Spacing = 2; return ARM::VLD4q16_UPD;
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 2739 case ARM::VLD4q16_UPD:
2775 case ARM::VLD4q16_UPD:
2799 case ARM::VLD4q16_UPD:
2872 case ARM::VLD4q16_UPD: