|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/Mips/MipsGenAsmMatcher.inc 7613 { 8098 /* shf.w */, Mips::SHF_W, Convert__MSA128AsmReg1_0__MSA128AsmReg1_1__ConstantUImm8_01_2, AMFBS_HasStdEnc_HasMSA, { MCK_MSA128AsmReg, MCK_MSA128AsmReg, MCK_ConstantUImm8_0 }, },
gen/lib/Target/Mips/MipsGenDAGISel.inc24972 /* 46876*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
24994 /* 46931*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25045 /* 47067*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25089 /* 47176*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25111 /* 47231*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25313 /* 47732*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25342 /* 47802*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25386 /* 47923*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25430 /* 48032*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25459 /* 48102*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25547 /* 48331*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
25597 /* 48462*/ OPC_EmitNode1, TARGET_VAL(Mips::SHF_W), 0,
28943 /* 54750*/ OPC_MorphNodeTo1, TARGET_VAL(Mips::SHF_W), 0,
gen/lib/Target/Mips/MipsGenGlobalISel.inc 3144 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3179 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3299 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3323 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3347 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3371 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3686 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3710 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3734 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
3758 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
4263 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
4298 GIR_BuildMI, /*InsnID*/1, /*Opcode*/Mips::SHF_W,
gen/lib/Target/Mips/MipsGenMCCodeEmitter.inc 8221 case Mips::SHF_W: