|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Declarations
gen/lib/Target/PowerPC/PPCGenRegisterInfo.inc 3888 extern const TargetRegisterClass QSRCRegClass;
References
gen/lib/Target/PowerPC/PPCGenFastISel.inc 354 return fastEmitInst_r(PPC::QVFABSs, &PPC::QSRCRegClass, Op0, Op0IsKill);
422 return fastEmitInst_r(PPC::QVFRIPs, &PPC::QSRCRegClass, Op0, Op0IsKill);
489 return fastEmitInst_r(PPC::QVFRIMs, &PPC::QSRCRegClass, Op0, Op0IsKill);
609 return fastEmitInst_r(PPC::QVFNEGs, &PPC::QSRCRegClass, Op0, Op0IsKill);
835 return fastEmitInst_r(PPC::QVFRINs, &PPC::QSRCRegClass, Op0, Op0IsKill);
966 return fastEmitInst_r(PPC::QVFRIZs, &PPC::QSRCRegClass, Op0, Op0IsKill);
1396 return fastEmitInst_r(PPC::QVFRESs, &PPC::QSRCRegClass, Op0, Op0IsKill);
1466 return fastEmitInst_r(PPC::QVFRSQRTESs, &PPC::QSRCRegClass, Op0, Op0IsKill);
1967 return fastEmitInst_rr(PPC::QVFADDSs, &PPC::QSRCRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
2215 return fastEmitInst_rr(PPC::QVFMULSs, &PPC::QSRCRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
2298 return fastEmitInst_rr(PPC::QVFSUBSs, &PPC::QSRCRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
3326 return fastEmitInst_ri(PPC::QVESPLATIs, &PPC::QSRCRegClass, Op0, Op0IsKill, imm1);
gen/lib/Target/PowerPC/PPCGenRegisterInfo.inc 4240 &PPC::QSRCRegClass,
4252 &PPC::QSRCRegClass,
4258 &PPC::QSRCRegClass,
4264 &PPC::QSRCRegClass,
4806 &PPC::QSRCRegClass,
lib/Target/PowerPC/PPCAsmPrinter.cpp 555 PPC::QSRCRegClass.contains(Reg) ||
lib/Target/PowerPC/PPCISelLowering.cpp 1024 addRegisterClass(MVT::v4f32, &PPC::QSRCRegClass);
3515 RC = Subtarget.hasQPX() ? &PPC::QSRCRegClass : &PPC::VRRCRegClass;
4026 case MVT::v4f32: RC = &PPC::QSRCRegClass; break;
14338 return std::make_pair(0U, &PPC::QSRCRegClass);
14345 return std::make_pair(0U, &PPC::QSRCRegClass);
lib/Target/PowerPC/PPCInstrInfo.cpp 1008 else if (PPC::QSRCRegClass.contains(DestReg, SrcReg))
1062 } else if (PPC::QSRCRegClass.hasSubClassEq(RC)) {
1100 } else if (PPC::QSRCRegClass.contains(Reg)) {
1148 } else if (PPC::QSRCRegClass.hasSubClassEq(RC)) {
1186 } else if (PPC::QSRCRegClass.contains(Reg)) {