|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Declarations
gen/lib/Target/X86/X86GenRegisterInfo.inc 4358 extern const TargetRegisterClass FR32XRegClass;
References
gen/lib/Target/X86/X86GenFastISel.inc 344 return fastEmitInst_r(X86::VMOVDI2SSZrr, &X86::FR32XRegClass, Op0, Op0IsKill);
6429 return fastEmitInst_rr(X86::VADDSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
6560 return fastEmitInst_rr(X86::VDIVSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
6691 return fastEmitInst_rr(X86::VMULSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
6822 return fastEmitInst_rr(X86::VSUBSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
9487 return fastEmitInst_rr(X86::VUCOMISSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
9891 return fastEmitInst_rr(X86::VMAXSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
10009 return fastEmitInst_rr(X86::VMAXCSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
10223 return fastEmitInst_rr(X86::VMINSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
10341 return fastEmitInst_rr(X86::VMINCSSZrr, &X86::FR32XRegClass, Op0, Op0IsKill, Op1, Op1IsKill);
gen/lib/Target/X86/X86GenRegisterInfo.inc 5382 &X86::FR32XRegClass,
5705 &X86::FR32XRegClass,
5710 &X86::FR32XRegClass,
6225 &X86::FR32XRegClass,
6231 &X86::FR32XRegClass,
7730 &X86::FR32XRegClass,
lib/Target/X86/X86ISelLowering.cpp 518 addRegisterClass(MVT::f32, Subtarget.hasAVX512() ? &X86::FR32XRegClass
3243 RC = Subtarget.hasAVX512() ? &X86::FR32XRegClass : &X86::FR32RegClass;
45768 return RC.hasSuperClassEq(&X86::FR32XRegClass) ||
45890 return std::make_pair(0U, &X86::FR32XRegClass);
46088 Res.second = &X86::FR32XRegClass;
lib/Target/X86/X86InstrInfo.cpp 3088 if (X86::FR32XRegClass.hasSubClassEq(RC))
lib/Target/X86/X86InstructionSelector.cpp 181 return STI.hasAVX512() ? &X86::FR32XRegClass : &X86::FR32RegClass;
684 return (DstRC == &X86::FR32RegClass || DstRC == &X86::FR32XRegClass ||
lib/Target/X86/X86RegisterBankInfo.cpp 54 if (X86::FR32XRegClass.hasSubClassEq(&RC) ||