|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
Overridden By
gen/lib/Target/AArch64/AArch64GenRegisterInfo.inc 9118 LaneBitmask AArch64GenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc25768 LaneBitmask AMDGPUGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/AMDGPU/R600GenRegisterInfo.inc11480 LaneBitmask R600GenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/ARM/ARMGenRegisterInfo.inc 8538 LaneBitmask ARMGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/AVR/AVRGenRegisterInfo.inc 1458 LaneBitmask AVRGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/BPF/BPFGenRegisterInfo.inc 549 LaneBitmask BPFGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/Hexagon/HexagonGenRegisterInfo.inc 3216 LaneBitmask HexagonGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/Lanai/LanaiGenRegisterInfo.inc 769 LaneBitmask LanaiGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/MSP430/MSP430GenRegisterInfo.inc 482 LaneBitmask MSP430GenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/Mips/MipsGenRegisterInfo.inc 6197 LaneBitmask MipsGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/PowerPC/PPCGenRegisterInfo.inc 5195 LaneBitmask PPCGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/RISCV/RISCVGenRegisterInfo.inc 1623 LaneBitmask RISCVGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/Sparc/SparcGenRegisterInfo.inc 2522 LaneBitmask SparcGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/SystemZ/SystemZGenRegisterInfo.inc 2609 LaneBitmask SystemZGenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
gen/lib/Target/X86/X86GenRegisterInfo.inc 8144 LaneBitmask X86GenRegisterInfo::composeSubRegIndexLaneMaskImpl(unsigned IdxA, LaneBitmask LaneMask) const {
References
include/llvm/CodeGen/TargetRegisterInfo.h 583 return composeSubRegIndexLaneMaskImpl(IdxA, Mask);