|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
include/llvm/CodeGen/GlobalISel/IRTranslator.h 439 return translateBinaryOp(TargetOpcode::G_FDIV, U, MIRBuilder);
lib/CodeGen/GlobalISel/LegalizerHelper.cpp 284 case TargetOpcode::G_FDIV:
514 case TargetOpcode::G_FDIV:
1835 case TargetOpcode::G_FDIV:
2966 case G_FDIV:
lib/Target/AArch64/AArch64InstructionSelector.cpp 488 case TargetOpcode::G_FDIV:
501 case TargetOpcode::G_FDIV:
1852 case TargetOpcode::G_FDIV:
lib/Target/AArch64/AArch64LegalizerInfo.cpp 148 getActionDefinitionsBuilder({G_FADD, G_FSUB, G_FMUL, G_FDIV, G_FNEG})
lib/Target/AArch64/AArch64RegisterBankInfo.cpp 393 case TargetOpcode::G_FDIV:
544 case TargetOpcode::G_FDIV:
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp 339 auto &FDIVActions = getActionDefinitionsBuilder(G_FDIV)
1125 case TargetOpcode::G_FDIV:
lib/Target/ARM/ARMLegalizerInfo.cpp 173 {G_FADD, G_FSUB, G_FMUL, G_FDIV, G_FCONSTANT, G_FNEG})
195 getActionDefinitionsBuilder({G_FADD, G_FSUB, G_FMUL, G_FDIV})
lib/Target/ARM/ARMRegisterBankInfo.cpp 290 case G_FDIV:
lib/Target/Mips/MipsLegalizerInfo.cpp 191 getActionDefinitionsBuilder({G_FADD, G_FSUB, G_FMUL, G_FDIV, G_FABS, G_FSQRT})
435 return MSA3OpIntrinsicToGeneric(MI, TargetOpcode::G_FDIV, MIRBuilder, ST);
lib/Target/Mips/MipsRegisterBankInfo.cpp 114 case TargetOpcode::G_FDIV:
545 case G_FDIV:
lib/Target/X86/X86LegalizerInfo.cpp 293 for (unsigned BinOp : {G_FADD, G_FSUB, G_FMUL, G_FDIV})
329 for (unsigned BinOp : {G_FADD, G_FSUB, G_FMUL, G_FDIV})
lib/Target/X86/X86RegisterBankInfo.cpp 182 case TargetOpcode::G_FDIV: