|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/CodeGen/GlobalISel/CombinerHelper.cpp 367 MI.getOpcode() != TargetOpcode::G_SEXTLOAD &&
398 : MI.getOpcode() == TargetOpcode::G_SEXTLOAD
452 ? TargetOpcode::G_SEXTLOAD
562 assert(Opcode == TargetOpcode::G_LOAD || Opcode == TargetOpcode::G_SEXTLOAD ||
629 assert(Opcode == TargetOpcode::G_LOAD || Opcode == TargetOpcode::G_SEXTLOAD ||
685 if (Opcode != TargetOpcode::G_LOAD && Opcode != TargetOpcode::G_SEXTLOAD &&
701 case TargetOpcode::G_SEXTLOAD:
lib/CodeGen/GlobalISel/LegalizerHelper.cpp 812 case TargetOpcode::G_SEXTLOAD: {
823 : TargetOpcode::G_SEXTLOAD;
1651 case TargetOpcode::G_SEXTLOAD:
2039 case TargetOpcode::G_SEXTLOAD:
2113 case TargetOpcode::G_SEXTLOAD:
lib/CodeGen/MachineVerifier.cpp 1010 case TargetOpcode::G_SEXTLOAD: {
1024 MI->getOpcode() == TargetOpcode::G_SEXTLOAD) {
lib/Target/AArch64/AArch64LegalizerInfo.cpp 220 getActionDefinitionsBuilder({G_SEXTLOAD, G_ZEXTLOAD})
lib/Target/AArch64/AArch64PreLegalizerCombiner.cpp 70 case TargetOpcode::G_SEXTLOAD:
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp 828 auto &ExtLoads = getActionDefinitionsBuilder({G_SEXTLOAD, G_ZEXTLOAD})
lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp 445 case TargetOpcode::G_SEXTLOAD: {
lib/Target/Mips/MipsInstructionSelector.cpp 191 return Opc == TargetOpcode::G_SEXTLOAD ? Mips::LH : Mips::LHu;
193 return Opc == TargetOpcode::G_SEXTLOAD ? Mips::LB : Mips::LBu;
387 case G_SEXTLOAD: {
lib/Target/Mips/MipsLegalizerInfo.cpp 108 getActionDefinitionsBuilder({G_ZEXTLOAD, G_SEXTLOAD})
lib/Target/Mips/MipsPreLegalizerCombiner.cpp 45 case TargetOpcode::G_SEXTLOAD:
lib/Target/Mips/MipsRegisterBankInfo.cpp 442 case G_SEXTLOAD: