|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AArch64/AArch64GenGlobalISel.inc 5567 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5588 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5704 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5725 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5761 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5782 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6028 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6049 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6214 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6235 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6301 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6322 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6358 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6379 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6445 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6466 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6631 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6651 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6671 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6691 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6711 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6732 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6798 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6818 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6839 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6889 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6909 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6929 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6949 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6969 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6990 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
7056 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
7076 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
7097 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
43344 GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_XOR,
43379 GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_XOR,
43429 GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_XOR,
43464 GIM_CheckOpcode, /*MI*/3, TargetOpcode::G_XOR,
gen/lib/Target/ARM/ARMGenGlobalISel.inc 4956 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4985 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5014 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5043 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5073 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5102 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5131 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5160 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5188 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5212 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5237 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5261 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6906 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6935 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6965 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
6994 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
7022 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
7047 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
gen/lib/Target/Mips/MipsGenGlobalISel.inc21973 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
21991 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
22009 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
22061 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
22079 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
gen/lib/Target/X86/X86GenGlobalISel.inc 2571 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
2606 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
2767 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
2794 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
2815 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
2842 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
3074 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
3097 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
3142 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
3169 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
3190 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
3217 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
3410 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
3433 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4225 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
4252 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
4272 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4300 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4327 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4355 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4638 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
4665 GIM_CheckOpcode, /*MI*/2, TargetOpcode::G_XOR,
4685 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4713 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4740 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
4768 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5608 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5642 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
5677 GIM_CheckOpcode, /*MI*/1, TargetOpcode::G_XOR,
include/llvm/CodeGen/GlobalISel/ConstantFoldingMIRBuilder.h 42 case TargetOpcode::G_XOR:
include/llvm/CodeGen/GlobalISel/IRTranslator.h 369 return translateBinaryOp(TargetOpcode::G_XOR, U, MIRBuilder);
include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h 1334 return buildInstr(TargetOpcode::G_XOR, {Dst}, {Src0, Src1});
1342 return buildInstr(TargetOpcode::G_XOR, {Dst}, {Src0, NegOne});
lib/CodeGen/GlobalISel/CSEInfo.cpp 43 case TargetOpcode::G_XOR:
lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp 152 case TargetOpcode::G_XOR:
lib/CodeGen/GlobalISel/GISelKnownBits.cpp 169 case TargetOpcode::G_XOR: {
lib/CodeGen/GlobalISel/IRTranslator.cpp 633 Cond = MIB.buildInstr(TargetOpcode::G_XOR, {i1Ty}, {Cond, True}, None)
lib/CodeGen/GlobalISel/LegalizerHelper.cpp 867 case TargetOpcode::G_XOR: {
1537 case TargetOpcode::G_XOR:
2954 case G_XOR:
3283 case TargetOpcode::G_XOR:
3765 MIRBuilder.buildInstr(TargetOpcode::G_XOR, {Ty}, {SrcReg, MIBCstNeg1});
lib/CodeGen/GlobalISel/MachineIRBuilder.cpp 973 case TargetOpcode::G_XOR:
lib/CodeGen/GlobalISel/Utils.cpp 366 case TargetOpcode::G_XOR:
lib/Target/AArch64/AArch64LegalizerInfo.cpp 88 getActionDefinitionsBuilder({G_ADD, G_SUB, G_MUL, G_AND, G_OR, G_XOR})
lib/Target/AArch64/AArch64RegisterBankInfo.cpp 539 case TargetOpcode::G_XOR:
lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp 1686 case TargetOpcode::G_XOR:
lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp 282 getActionDefinitionsBuilder({G_AND, G_OR, G_XOR})
lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp 374 case TargetOpcode::G_XOR: {
lib/Target/ARM/ARMLegalizerInfo.cpp 89 getActionDefinitionsBuilder({G_MUL, G_AND, G_OR, G_XOR})
lib/Target/ARM/ARMRegisterBankInfo.cpp 243 case G_XOR:
lib/Target/Mips/MipsLegalizerInfo.cpp 140 getActionDefinitionsBuilder({G_AND, G_OR, G_XOR})
lib/Target/Mips/MipsRegisterBankInfo.cpp 448 case G_XOR:
lib/Target/X86/X86LegalizerInfo.cpp 74 for (unsigned BinOp : {G_SUB, G_MUL, G_AND, G_OR, G_XOR})
122 for (unsigned BinOp : {G_ADD, G_SUB, G_MUL, G_AND, G_OR, G_XOR})
219 for (unsigned BinOp : {G_ADD, G_SUB, G_MUL, G_AND, G_OR, G_XOR})
unittests/CodeGen/GlobalISel/ConstantFoldingTest.cpp 180 ConstantFoldBinOp(TargetOpcode::G_XOR, MIBCst1->getOperand(0).getReg(),
185 ConstantFoldBinOp(TargetOpcode::G_XOR, MIBCst1->getOperand(0).getReg(),
unittests/CodeGen/GlobalISel/LegalizerInfoTest.cpp 270 LI.getActionDefinitionsBuilder(G_XOR)
275 EXPECT_ACTION(NarrowScalar, 0, s32, LegalityQuery(G_XOR, {s64}));
276 EXPECT_ACTION(WidenScalar, 0, s16, LegalityQuery(G_XOR, {s8}));
279 EXPECT_ACTION(NarrowScalar, 0, v2s32, LegalityQuery(G_XOR, {v2s64}));
280 EXPECT_ACTION(WidenScalar, 0, v2s16, LegalityQuery(G_XOR, {v2s8}));
313 LI.getActionDefinitionsBuilder(G_XOR)
318 EXPECT_ACTION(NarrowScalar, 0, s32, LegalityQuery(G_XOR, {s64}));
319 EXPECT_ACTION(WidenScalar, 0, s16, LegalityQuery(G_XOR, {s8}));
322 EXPECT_ACTION(Unsupported, 0, LLT(), LegalityQuery(G_XOR, {v2s64}));
323 EXPECT_ACTION(Unsupported, 0, LLT(), LegalityQuery(G_XOR, {v2s8}));