reference, declarationdefinition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced

References

lib/Target/AMDGPU/R600ISelLowering.cpp
  975      ISD::getSetCCInverse(CCOpcode, CompareVT == MVT::i32);
  977     if (isCondCodeLegal(InverseCC, CompareVT.getSimpleVT())) {
  982       if (isCondCodeLegal(SwapInvCC, CompareVT.getSimpleVT())) {
  991       (CompareVT == VT || VT == MVT::i32)) {
 1011     if (isCondCodeLegal(CCSwapped, CompareVT.getSimpleVT())) {
 1016       ISD::CondCode CCInv = ISD::getSetCCInverse(CCOpcode, CompareVT.isInteger());
 1018       if (isCondCodeLegal(CCSwapped, CompareVT.getSimpleVT())) {
 1029     if (CompareVT != VT) {
 1034       True = DAG.getNode(ISD::BITCAST, DL, CompareVT, True);
 1035       False = DAG.getNode(ISD::BITCAST, DL, CompareVT, False);
 1042       CCOpcode = ISD::getSetCCInverse(CCOpcode, CompareVT == MVT::i32);
 1050     SDValue SelectNode = DAG.getNode(ISD::SELECT_CC, DL, CompareVT,
 1061   if (CompareVT == MVT::f32) {
 1062     HWTrue = DAG.getConstantFP(1.0f, DL, CompareVT);
 1063     HWFalse = DAG.getConstantFP(0.0f, DL, CompareVT);
 1064   } else if (CompareVT == MVT::i32) {
 1065     HWTrue = DAG.getConstant(-1, DL, CompareVT);
 1066     HWFalse = DAG.getConstant(0, DL, CompareVT);
 1074   SDValue Cond = DAG.getNode(ISD::SELECT_CC, DL, CompareVT, LHS, RHS, HWTrue, HWFalse, CC);