1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
| ; RUN: llc < %s -mtriple=aarch64-windows -mattr=+fullfp16 | FileCheck %s
; CHECK-LABEL: testmhhs:
; CHECK: frintx h0, h0
; CHECK-NEXT: fcvtzs w0, h0
; CHECK-NEXT: ret
define i16 @testmhhs(half %x) {
entry:
%0 = tail call i32 @llvm.lrint.i32.f16(half %x)
%conv = trunc i32 %0 to i16
ret i16 %conv
}
; CHECK-LABEL: testmhws:
; CHECK: frintx h0, h0
; CHECK-NEXT: fcvtzs w0, h0
; CHECK-NEXT: ret
define i32 @testmhws(half %x) {
entry:
%0 = tail call i32 @llvm.lrint.i32.f16(half %x)
ret i32 %0
}
; CHECK-LABEL: testmhxs:
; CHECK: frintx h0, h0
; CHECK-NEXT: fcvtzs w8, h0
; CHECK-NEXT: sxtw x0, w8
; CHECK-NEXT: ret
define i64 @testmhxs(half %x) {
entry:
%0 = tail call i32 @llvm.lrint.i32.f16(half %x)
%conv = sext i32 %0 to i64
ret i64 %conv
}
declare i32 @llvm.lrint.i32.f16(half) nounwind readnone
|