1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
| ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=arm-eabi -float-abi=soft -verify-machineinstrs < %s \
; RUN: | FileCheck --check-prefixes=ARM %s
; RUN: llc -mtriple=arm-eabi -float-abi=soft -verify-machineinstrs < %s \
; RUN: | FileCheck --check-prefixes=NOLIB %s
; Check Y = FNEG(X) -> Y = X ^ sign mask and no lib call is generated.
define void @test1(float* %a, float* %b) {
; ARM-LABEL: test1:
; ARM: @ %bb.0: @ %entry
; ARM-NEXT: ldr r1, [r1]
; ARM-NEXT: eor r1, r1, #-2147483648
; ARM-NEXT: str r1, [r0]
; ARM-NEXT: mov pc, lr
; NOLIB-LABEL: test1:
; NOLIB: eor
; NOLIB-NOT: bl __aeabi_fsub
entry:
%0 = load float, float* %b
%neg = fneg float %0
store float %neg, float* %a
ret void
}
define void @test2(double* %a, double* %b) {
; ARM-LABEL: test2:
; ARM: @ %bb.0: @ %entry
; ARM-NEXT: ldr r2, [r1]
; ARM-NEXT: ldr r1, [r1, #4]
; ARM-NEXT: str r2, [r0]
; ARM-NEXT: eor r1, r1, #-2147483648
; ARM-NEXT: str r1, [r0, #4]
; ARM-NEXT: mov pc, lr
; NOLIB-LABEL: test2:
; NOLIB: eor
; NOLIB-NOT: bl __aeabi_dsub
entry:
%0 = load double, double* %b
%neg = fneg double %0
store double %neg, double* %a
ret void
}
define void @test3(fp128* %a, fp128* %b) {
; ARM-LABEL: test3:
; ARM: @ %bb.0: @ %entry
; ARM-NEXT: ldm r1, {r2, r3, r12}
; ARM-NEXT: ldr r1, [r1, #12]
; ARM-NEXT: stm r0, {r2, r3, r12}
; ARM-NEXT: eor r1, r1, #-2147483648
; ARM-NEXT: str r1, [r0, #12]
; ARM-NEXT: mov pc, lr
; NOLIB-LABEL: test3:
; NOLIB: eor
; NOLIB-NOT: bl __subtf3
entry:
%0 = load fp128, fp128* %b
%neg = fneg fp128 %0
store fp128 %neg, fp128* %a
ret void
}
|