1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
| ; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=thumbv6-eabi %s -o - | FileCheck %s
define i32 @test1(i32 %x) {
; CHECK-LABEL: test1:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsls r0, r0, #20
; CHECK-NEXT: lsrs r0, r0, #22
; CHECK-NEXT: bx lr
entry:
%0 = lshr i32 %x, 2
%shr = and i32 %0, 1023
ret i32 %shr
}
define i32 @test2(i32 %x) {
; CHECK-LABEL: test2:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r1, r0, #2
; CHECK-NEXT: ldr r0, .LCPI1_0
; CHECK-NEXT: ands r0, r1
; CHECK-NEXT: bx lr
; CHECK-NEXT: .p2align 2
; CHECK-NEXT: @ %bb.1:
; CHECK-NEXT: .LCPI1_0:
; CHECK-NEXT: .long 1022 @ 0x3fe
entry:
%0 = lshr i32 %x, 2
%shr = and i32 %0, 1022
ret i32 %shr
}
define i32 @test3(i32 %x) {
; CHECK-LABEL: test3:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #2
; CHECK-NEXT: uxtb r0, r0
; CHECK-NEXT: bx lr
entry:
%0 = lshr i32 %x, 2
%shr = and i32 %0, 255
ret i32 %shr
}
define i32 @test4(i32 %x) {
; CHECK-LABEL: test4:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #3
; CHECK-NEXT: lsls r0, r0, #7
; CHECK-NEXT: bx lr
entry:
%0 = shl i32 %x, 4
%shr = and i32 %0, -128
ret i32 %shr
}
define i32 @test5(i32 %x) {
; CHECK-LABEL: test5:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsls r0, r0, #31
; CHECK-NEXT: lsrs r0, r0, #2
; CHECK-NEXT: bx lr
entry:
%0 = shl i32 %x, 29
%shr = and i32 %0, 536870912
ret i32 %shr
}
define i32 @test6(i32 %x) {
; CHECK-LABEL: test6:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: movs r1, #5
; CHECK-NEXT: lsls r1, r1, #29
; CHECK-NEXT: lsls r0, r0, #29
; CHECK-NEXT: ands r0, r1
; CHECK-NEXT: bx lr
entry:
%0 = shl i32 %x, 29
%shr = and i32 %0, 2684354560
ret i32 %shr
}
define i32 @test7(i32 %x) {
; CHECK-LABEL: test7:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #31
; CHECK-NEXT: lsls r0, r0, #2
; CHECK-NEXT: bx lr
entry:
%0 = lshr i32 %x, 29
%shr = and i32 %0, 4
ret i32 %shr
}
define i32 @test8(i32 %x) {
; CHECK-LABEL: test8:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r1, r0, #29
; CHECK-NEXT: movs r0, #5
; CHECK-NEXT: ands r0, r1
; CHECK-NEXT: bx lr
entry:
%0 = lshr i32 %x, 29
%shr = and i32 %0, 5
ret i32 %shr
}
define i32 @test9(i32 %x) {
; CHECK-LABEL: test9:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #3
; CHECK-NEXT: lsls r0, r0, #1
; CHECK-NEXT: bx lr
entry:
%and = lshr i32 %x, 2
%shr = and i32 %and, 1073741822
ret i32 %shr
}
define i32 @test10(i32 %x) {
; CHECK-LABEL: test10:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsls r0, r0, #2
; CHECK-NEXT: uxtb r0, r0
; CHECK-NEXT: bx lr
entry:
%0 = shl i32 %x, 2
%shr = and i32 %0, 255
ret i32 %shr
}
define i32 @test11(i32 %x) {
; CHECK-LABEL: test11:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #24
; CHECK-NEXT: lsls r0, r0, #2
; CHECK-NEXT: bx lr
entry:
%shl = lshr i32 %x, 22
%and = and i32 %shl, 1020
ret i32 %and
}
define i32 @test12(i32 %x) {
; CHECK-LABEL: test12:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #3
; CHECK-NEXT: lsls r0, r0, #4
; CHECK-NEXT: bx lr
entry:
%0 = shl i32 %x, 1
%shr = and i32 %0, -16
ret i32 %shr
}
define i32 @test13(i32 %x) {
; CHECK-LABEL: test13:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #3
; CHECK-NEXT: lsls r0, r0, #4
; CHECK-NEXT: bx lr
entry:
%shr = lshr i32 %x, 3
%shl = shl i32 %shr, 4
ret i32 %shl
}
define i32 @test14(i32 %x) {
; CHECK-LABEL: test14:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #6
; CHECK-NEXT: lsls r0, r0, #10
; CHECK-NEXT: bx lr
entry:
%shl = shl i32 %x, 4
%and = and i32 %shl, -1024
ret i32 %and
}
define i32 @test15(i32 %x) {
; CHECK-LABEL: test15:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsrs r0, r0, #4
; CHECK-NEXT: lsls r0, r0, #3
; CHECK-NEXT: bx lr
entry:
%shr = lshr i32 %x, 4
%shl = shl i32 %shr, 3
ret i32 %shl
}
define i32 @test16(i32 %x) {
; CHECK-LABEL: test16:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsls r0, r0, #28
; CHECK-NEXT: lsrs r0, r0, #26
; CHECK-NEXT: bx lr
entry:
%0 = and i32 %x, 15
%shl = shl i32 %0, 2
ret i32 %shl
}
define i32* @test17(i32* %p, i32 %x) {
; CHECK-LABEL: test17:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: lsls r1, r1, #28
; CHECK-NEXT: lsrs r1, r1, #26
; CHECK-NEXT: adds r0, r0, r1
; CHECK-NEXT: bx lr
entry:
%0 = and i32 %x, 15
%shl = getelementptr i32, i32* %p, i32 %0
ret i32* %shl
}
define i32* @test18(i32* %p, i32 %x) {
; CHECK-LABEL: test18:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: adds r1, r1, #1
; CHECK-NEXT: lsls r1, r1, #28
; CHECK-NEXT: lsrs r1, r1, #26
; CHECK-NEXT: adds r0, r0, r1
; CHECK-NEXT: bx lr
entry:
%xx = add i32 %x, 1
%0 = and i32 %xx, 15
%shl = getelementptr i32, i32* %p, i32 %0
ret i32* %shl
}
define i32* @test19(i32* %p, i32 %x) {
; CHECK-LABEL: test19:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: subs r1, r1, #1
; CHECK-NEXT: lsls r1, r1, #28
; CHECK-NEXT: lsrs r1, r1, #26
; CHECK-NEXT: adds r0, r0, r1
; CHECK-NEXT: bx lr
entry:
%xx = sub i32 %x, 1
%0 = and i32 %xx, 15
%shl = getelementptr i32, i32* %p, i32 %0
ret i32* %shl
}
define i32* @test20(i32* %p, i32 %x) {
; CHECK-LABEL: test20:
; CHECK: @ %bb.0: @ %entry
; CHECK-NEXT: subs r1, r1, #1
; CHECK-NEXT: lsls r1, r1, #28
; CHECK-NEXT: lsrs r1, r1, #26
; CHECK-NEXT: adds r0, r0, r1
; CHECK-NEXT: bx lr
entry:
%xx = add i32 %x, 15
%0 = and i32 %xx, 15
%shl = getelementptr i32, i32* %p, i32 %0
ret i32* %shl
}
|